NMOS 4T resistor-biased cascoded current mirror: Difference between revisions

From ICclopedia
Content added Content deleted
(Created page with "= Schematic Diagram = 600px = Circuit Netlist = * dev <nets> <values> * ----------------------------------- = SPICE Simulations = == Operating Point Analysis == == DC Analysis (Sweep) == File:NMO...")
 
No edit summary
Line 38: Line 38:
* PTM 130nm CMOS [https://github.com/ICclopedia/ICclopedia/blob/master/device_parameter_libraries/cmos_ptm_asu_130nm_tt.spice SPICE models].
* PTM 130nm CMOS [https://github.com/ICclopedia/ICclopedia/blob/master/device_parameter_libraries/cmos_ptm_asu_130nm_tt.spice SPICE models].


[[Category:MOS resistor-biased cascoded current mirrors]]
[[Category:MOS resistor-biased cascoded current mirrors|3]]

Revision as of 18:05, 21 May 2023

Schematic Diagram

Circuit Netlist

* dev <nets>        <values>                                                                         
* -----------------------------------

SPICE Simulations

Operating Point Analysis

DC Analysis (Sweep)

File:NMOS 4T cascoded current mirror simulation dc analysis.svg

Monte Carlo Analysis

File:NMOS 4T cascoded current mirror simulation mc analysis.svg

Results

Figures of Merit

References

Toolchain

Retrieved from "https://icclopedia.org/wiki/NMOS_4T_resistor-biased_cascoded_current_mirror?oldid=864"