PMOS diode-biased cascoded current mirror: Difference between revisions
From ICclopedia
Content added Content deleted
Line 8: | Line 8: | ||
Operating point DC measurement results (re-formatted for display) |
Operating point DC measurement results (re-formatted for display) |
||
n1 = |
n1 = 0.773 |
||
n2 = |
n2 = 0.650 |
||
n3 = |
n3 = 0.280 |
||
n4 = |
n4 = 0.777 |
||
n5 = |
n5 = 0.427 |
||
vp = 1.3 |
vp = 1.3 |
||
v1#branch = I1 + I2 = (-50) + (-50) |
v1#branch = I1 + I2 = (-50) + (-50) |
Revision as of 00:19, 21 November 2022
Schematic Diagram
SPICE Simulations
Operating Point Analysis
Operating point DC measurement results (re-formatted for display)
n1 = 0.773 n2 = 0.650 n3 = 0.280 n4 = 0.777 n5 = 0.427 vp = 1.3 v1#branch = I1 + I2 = (-50) + (-50) v1#branch = -100uA v2#branch = -49.996 uA (v2#branch/50uA) = 0.9992
DC Analysis (Sweep)
Monte Carlo Analysis
Results
Figures of Merit
Output Resistance Rout:
Compliance Voltage Vmin:
References
- Designing Analog Chips (Hans Camenzind)
- Chapter 3 (pages 3-8)
Toolchain
- ICclopedia Toolchain.
- PTM 130nm CMOS SPICE models.